Impact of on-chip inductance on power supply integrity

M. Eireiner\textsuperscript{1}, S. Henzler\textsuperscript{2}, X. Zhang\textsuperscript{1}, J. Berthold\textsuperscript{2}, and D. Schmitt-Landsiedel\textsuperscript{1}

\textsuperscript{1}Institute for Technical Electronics, Technical University Munich, Germany
\textsuperscript{2}Infineon Technologies AG, Munich, Germany

Abstract. Based on product related scenarios, the impact of on-chip inductance on power supply integrity is analyzed. The impact of varying current profiles is shown to be minimal. In a regular power grid with regular bump connections, the impact of on-chip inductance on the cycle average of the supply voltage can be neglected, even for a worst case estimation of on-chip inductance. Whereas, the maximum transient power supply drop can be significantly underestimated by neglecting on-chip inductance. The impact of on-chip inductance in a System-on-Chip (SoC) environment also can be neglected if the on-chip inductance is conservatively estimated.

1 Introduction

With ongoing technology scaling, power supply integrity has become a major concern even in low power designs. Lowered supply voltages, increasing current densities, increasing operating frequencies, and increasing sheet resistances have decreased the noise margins for every process technology. This trend is expected to continue with technology scaling (Nassif and Fakhouri, 2002; Larsson, 1999; Mezhiba and Friedman, 2004). Power supply noise can be divided into two effects. The first is called IR-Drop and describes the effect of a voltage drop over the parasitic resistance of the power grid, caused by the current flowing through the grid. The second effect is called di/dt noise and describes voltage bounces caused by transient current surges over the parasitic inductance of the power grid. The parasitic inductance of the power grid can be divided into on-chip inductance, coming from all the wires on the chip, and off-chip inductance, coming from all package and board power connections. The paper will address the question, whether on-chip inductance has a significant impact on the total power supply noise budget. The rest of the paper is organized as follows. In Sect. 2 and Sect. 3 the motivation and the simulation setup are outlined.

Fig. 1. Schematic of two wires with different effective inductance \( L_{\text{eff}} \), having the same geometric dimensions

Simulation results for a worst case estimate of on-chip inductance in a regular power grid are presented in Sect. 4. An improved estimation of the effective on-chip inductance and the resulting simulation results in a SoC environment are presented in Sect. 5. Finally, the paper ends with a conclusion.

2 Motivation

As stated before, power supply noise is either caused by the parasitic resistance or the parasitic inductance of the power supply grid. The extraction of the parasitic resistance of a wire connection, or the supply grid as in our case, is straightforward. The wire is divided into several filaments, and the resistance of all the filaments is added up. The resistance extraction is state of the art and does not pose a significant challenge. However, the resulting inductance of a current loop consisting of two wire segments is given by its self and mutual inductance, as described in Eq. (1).

\[ L_{\text{eff}} = L_{11} + L_{22} - 2 \cdot L_{12} \quad (1) \]

Where \( L_{11} \) and \( L_{22} \) describe the self, and \( L_{12} \) the mutual inductance of the current paths, respectively. While \( L_{11} \) and \( L_{22} \) are set by the geometric dimensions, such as width, height, and length, of the wire, \( L_{12} \) is given by the coupling and therefore by the actual layout of the current loop. This leads to the fact, that two wires having the same geometric dimensions, width, height, and length, can have different effective inductances, as depicted in Fig. 1. Knowing this, it is obvious that the proper extraction of on-chip inductance poses a significant challenge at the design flow. Additionally, by

---

Correspondence to: M. Eireiner (eireiner@tum.de)
implementing distributed inductances into to the simulation setup the complexity increases significantly and increases the simulation time. Previous publications claimed that on-chip inductance has a significant impact on the design of power distribution grids (N. Srivastava, 2005). In (Mezhiba and Friedman, 2004) it was shown that the proportion of on-chip inductive noise increases with technology scaling. This paper addresses the question whether on-chip inductance has to be taken into account when analysing delay degradation due to power supply noise.

3 Simulation setup

The simulation setup considered in this analysis is similar to the setup in (Eireiner et al., 2006). As example we take a low power SoC in a 90 nm technology with an ARM926 core (Lueftner et al., 2005). The area of the entire SoC is roughly 6 mm x 6 mm, the area of the ARM core is 1 mm x 1 mm. The ARM core is operated at a maximum frequency \( f_{\text{fast}} = 254 \text{ MHz} \) and a slower frequency of \( f_{\text{slow}} = 130 \text{ MHz} \). The frequency change from \( f_{\text{slow}} \) to \( f_{\text{fast}} \) is taken as exemplary \( \frac{\text{di}}{\text{dt}} \) noise event. During regular operation of the ARM core a peak current of 0.52 A is assumed. The power grid consists of four metal layers, as depicted in Fig. 2, each orthogonal to its vertical neighbors, with contacts at the overlapping regions. A paired power grid structure (Mezhiba and Friedman, 2002) is used for the metal layers LB, M12B, and M22B to minimized inductive effects. The grid is modeled as a distributed R-L-C circuit built from a pi-model, as depicted in Fig. 3. The values for pi-model were chosen such that every instance of the pi-model represents a filament of the power grid 5 \( \mu \text{m} \) long.

As packaging technology a flipchip package is assumed. The bump connections are modeled as ideal inductances with values of 0.5nH, 0.75nH, or 1.0nH each. In Fig. 4 a schematic of a typical SoC power distribution grid is depicted. In the green region in the center of the SoC regular bump connections, depicted as grey circles, are available for power delivery. In the blue outer region no bump connections are available for power delivery due to I/O and ESD restrictions. In our analysis two different grid scenarios, which can occur in a SoC design, are analysed. The first is called “regular grid”. It describes the case in which the on-chip power grid is connected to the package with regular bump connections, as depicted in Fig. 5. As second case, a so called “SoC grid” is analysed. In this scenario cores are placed at least partly in the outer region, where no bump connections can be used for power delivery, see Fig. 4. The coloured rectangles in Fig. 4 represent three exemplary positions of the ARM core, “lower left”, “middle”, and “center” for the yellow, orange, and blue rectangle, respectively. The dashed purple rectangle in Fig. 4 and Fig. 5 indicate the same area. For inductance extraction the tool FastHenry was used (Kamon et al., 1994). With FastHenry the self inductance and the mutual inductances of all parts of a current loop and the resulting effective inductance are determined. As shown in (Saint-Laurent and Swaminathan, 2004) and verified in (Eireiner et al., 2006), the cycle average of the supply voltage determines the delay of logic circuits. Therefore, the cycle average of the supply voltage, \( V_{\text{supply}} \), is taken as key metric for delay degradations, where \( V_{\text{supply}} \) is defined as the difference between \( V_{\text{DD}} \) and \( V_{\text{SS}} \).
before, a change of frequency from 130 MHz to 254 MHz was taken as di/dt noise event. The frequency change was emulated by applying current profiles as shown in Fig. 6 to the power grid. The colored area indicates the cycle in which the highest di/dt noise occurs. For simplicity an even current distribution over the entire core is assumed. In a post-processing step the cycle and the position within the grid with the highest supply noise was determined.

4 Regular grid simulations

In the following section the simulation results for the “regular grid” will be discussed. To make a worst case estimation of the on-chip inductance, mutual inductances were omitted. This gives an upper bound for the inductance, since it assumes an infinitely wide current loop. In Fig. 7 the maximum transient drop of \( V_{\text{supply}} \) over the non switching cap, for a bump inductance \( L_{\text{bump}} = 0.5 \text{nH} \), is displayed. The non switching capacitance is given by all gate and parasitic capacitances of, as well as the wiring connected to the non switching gates. The solid black lines are the simulation results for the two cases without on-chip inductance \( (L_0) \) and with the above mentioned worst case estimate of the on-chip inductance \( (L_{WC}) \). Their graphs are associated to the left y axis. On the right y axis the difference between the two black lines is plotted as dashed red line. Depending on the non switching capacitance, the difference is roughly between +100 mV and −10 mV, and therefore in the range of 10% of the absolute values. Therefore, on-chip inductance can have significant impact on the maximal voltage drop. This is in line with previous publications (Mezhiba and Friedman, 2004). Figure 8 displays, similar to Fig. 7, the maximum deviation of the cycle average of \( V_{\text{supply}} \). Again, on the left y axis the simulation results for the two cases \( L_0 \) and \( L_{WC} \) are plotted. On the right axis the difference between the two cases is displayed. Comparing Fig. 8 and Fig. 7 yields two major differences. The first is that the absolute values are an order of magnitude smaller for the cycle average as they are for the maximum transient drop. Second, the difference between the two cases, indicated by the red dashed line, is much smaller for the cycle average not only in terms of absolute value but also for the relative deviation.

Therefore, even for a worst case estimation of on-chip inductance it has only a negligible effect on the cycle average of \( V_{\text{supply}} \) and therefore can be neglected in timing considerations. Figure 8 and Fig. 7 show the simulation results for \( L_{\text{bump}} = 0.5 \text{nH} \). For bump inductances of \( L_{\text{bump}} = 0.75 \text{nH} \) and \( L_{\text{bump}} = 1.0 \text{nH} \) similar results are obtained and are omit-
5 SoC grid simulations

In this section a methodology for estimating the average effective inductance of the used ARM core is presented. Following this, simulation results of the SoC for the different inductance cases are presented and discussed.

5.1 Estimation of effective inductance

Initial simulations of the SoC grid showed a considerable deviation for the \( L_0 \) and the \( L_{WC} \) case even for the cycle average. Therefore, a more realistic estimate of the effective inductance was conducted. For this reason the wiring capacitance distribution of the ARM core, as depicted in Fig. 10, was used to estimate the wire length distribution of the core. The capacitance distribution in Fig. 10 is roughly a straight line on a double logarithmic scale. Hence, the distribution can be described as an exponential function and therefore follows Rents Rule (Bakoglu, 1990), which makes it representative for most integrated circuit designs. This resulting wire length distribution was used to make conservative estimation for the effective inductance. To make the estimate as conservative as possible, these assumptions and simplifications were made: All wires with capacitances smaller than 4fF are omitted. With an estimated capacitance per micrometer of \( C = 150 \text{fF/}\mu m \), this is equal to omitting all wires shorter than 26\( \mu \text{m}. \) The chosen capacitance per micrometer is the smallest of all metal layers and leads to an overestimate of the wire length distribution, which in turn leads to an overestimate of the effective inductance. Additionally, for all nets a fanout of one, prohibiting branching and thus forcing maximum wire lengths, was assumed. Another simplification is that the load is assumed to be concentrated at the end of the wire, forcing maximal long current loops. Also a worst case orientation of all wires was assumed, again maximizing the possible current loop. The current distribution was again assumed to be even, this might not be a worst case estimate, but was necessary for the feasibility of the study. With the resulting wire length distribution the probability for the different current return paths was calculated. In Fig. 11 a schematic is depicted, which shows a driving buffer, solid black triangular, and different load buffers, dashed black triangulars. Depending on the length of the connection, \( l_{\text{wire}} \), from the driving to the load buffer the current return path can change from \( 1 \) to \( 2 \), or \( 3 \). An inductance extraction for varying current return paths was conducted for all four metal layers used in the power grid wiring. The results are depicted in Fig. 12. The numbering for the current return paths was introduced since the pitches of the different metal layers vary over two orders of magnitude. The numbering was done according to Fig. 11. Figure 12 shows a steep increase of the inductance from the first to the second return path, followed by a saturation region where the inductance is almost independent on the current return path. This is due to the reason that only for the first current return path a strong inductive coupling between the \( V_{DD} \) and \( V_{SS} \) line exists, which decreases the effective inductance. Going to the second current return path increases the distance between the \( V_{DD} \) and \( V_{SS} \) line from...
a few hundreds of nanometers, spacing between neighboring lines, to tens or hundreds of micrometers, pitch of two pairs. The only metal layer where this effect does not exist is the lowest metal layer M2. This metal layer is used for the power wiring of the standard cells. Therefore, the minimal spacing of a $V_{DD}$ and $V_{SS}$ line is given by the standard cell height, which is in the range of a couple of micrometers. This leads to an increased minimum inductance. The results from Fig. 12 and the wire length distribution, derived from Fig. 10, are combined to a weighted mean which is then taken as effective inductance $L_{eff}$. In Table 1 the probability (pdf) of each current return path, the respective inductance of that return path, and the resulting effective inductance, as well as the worst case estimate ($L_{WC}$), which was used initially, are displayed for the metal layers LB and M22B. For the metal layer LB the effective inductance is $L_{eff} = 0.41 \frac{nH}{mm}$ which is almost identical to the inductance of the first current return path. For the M22B layer the effective inductance increases from the inductance of the first return path by 36% to $L_{eff} = 0.68 \frac{nH}{mm}$. Compared to the worst case estimate, $L_{WC}$, used earlier, the increase is still moderate. These inductance values are now used for the simulations in the SoC grid, the results are presented in the next section.

Table 1. Probability of different current return paths and resulting effective inductance

<table>
<thead>
<tr>
<th>current return path</th>
<th>1</th>
<th>2</th>
<th>$\geq 3$</th>
<th>$L_{eff}$</th>
<th>$L_{WC}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>LB</td>
<td>pdf</td>
<td>99.2%</td>
<td>0.7%</td>
<td>0.1%</td>
<td>0.4</td>
</tr>
<tr>
<td>M22B</td>
<td>pdf</td>
<td>82.6%</td>
<td>13.2%</td>
<td>4.2%</td>
<td>0.5</td>
</tr>
</tbody>
</table>

5.2 Simulation results

With the inductance values from Sect. 5.1 simulations in the SoC grid were performed. The simulation results are displayed in Fig. 13. On the x axis the position within the SoC grid is plotted. The colored underlines relate to the colors used in Fig. 4. On the y axis the cycle average of the maximum supply voltage deviation is displayed for the three cases of no on-chip inductance ($L_0$), worst case estimate of on-chip inductance ($L_{WC}$), and effective inductance estimate of on-chip inductance ($L_{eff}$). It can be seen from Fig. 13 that for all three cases supply noise increase. This is due to the increased IR-Drop coming from the increased distance between core and the nearest power bump. The simulation results also show that an increase of up to 20 mV in cycle average power noise can be observed for $L_{WC}$ compared to $L_0$. However, for the conservative estimate $L_{eff}$ the cycle average of power noise is very close to $L_0$. The deviation is smaller than $\pm 5mV$ in absolute values and well below $\pm 5\%$ normalized to the total noise budget. Since the on-chip inductance also in the SoC grid has a small impact on the cycle average of the power supply noise, it can also be neglected during timing considerations in SoC environments.

6 Conclusions

In this paper the effect of on-chip inductance on power supply integrity has been examined. Its effect on the maximum transient voltage drop as well as the impact on the cycle average of the supply voltage was presented. In accordance with previous publications, the impact of on-chip inductance on the maximum transient voltage drop was shown to be considerable. Therefore, on-chip inductance has to be taken into account during reliability considerations and on-chip signaling, for which the maximum value is of concern. However,
on-chip inductance was shown to have negligible effect on the cycle average of the supply voltage. This holds true for a grid with regular bump connections as well as for a grid scenario where there are no regular power bump connections. Therefore, on-chip inductance can be neglected during timing considerations of logic circuits for which the cycle average of the supply voltage and not the maximum voltage drop is the key metric.

References