Physical IC debug – backside approach and nanoscale challenge
1TUB Berlin University of Technology, Berlin, Germany
*DCG Systems, Fremont, CA, USA
**NVIDIA, Santa Clara, CA, USA
***Hamamatsu Photonics KK, Japan
Abstract. Physical analysis for IC functionality in submicron technologies requires access through chip backside. Based upon typical global backside preparation with 50–100 µm moderate silicon thickness remaining, a state of the art of the analysis techniques available for this purpose is presented and evaluated for functional analysis and layout pattern resolution potential. A circuit edit technique valid for nano technology ICs, is also presented that is based upon the formation of local trenches using the bottom of Shallow Trench Isolation (STI) as endpoint for Focused Ion Beam (FIB) milling. As a derivative from this process, a locally ultra thin silicon device can be processed, creating a back surface as work bench for breakthrough applications of nanoscale analysis techniques to a fully functional circuit through chip backside. Several applications demonstrate the power and potential of this new approach.
Boit, C., Schlangen, R., Glowacki, A., Kindereit, U., Kiyan, T., Kerst, U., Lundquist, T., Kasapi, S., and Suzuki, H.: Physical IC debug – backside approach and nanoscale challenge, Adv. Radio Sci., 6, 265-272, doi:10.5194/ars-6-265-2008, 2008.