| Volumes Volume 1 Contents of Current Session |
www.adv-radio-sci.net/1/171/2003/
© Author(s) 2003. This work is licensed
under a Creative Commons License.
Performance analysis of general purpose and digital signal processor kernels for heterogeneous systems-on-chip
Electrical Engineering and Computer Systems, RWTH Aachen University, Schinkelstr. 2, 52062 Aachen, Germany
Abstract. Various reasons like technology progress, flexibility demands, shortened product cycle time and shortened time to market have brought up the possibility and necessity to integrate different architecture blocks on one heterogeneous System-on-Chip (SoC). Architecture blocks like programmable processor cores (DSP- and GPP-kernels), embedded FPGAs as well as dedicated macros will be integral parts of such a SoC. Especially programmable architecture blocks and associated optimization techniques are discussed in this contribution. Design space exploration and thus the choice which architecture blocks should be integrated in a SoC is a challenging task. Crucial to this exploration is the evaluation of the application domain characteristics and the costs caused by individual architecture blocks integrated on a SoC. An ATE-cost function has been applied to examine the performance of the aforementioned programmable architecture blocks. Therefore, representative discrete devices have been analyzed. Furthermore, several architecture dependent optimization steps and their effects on the cost ratios are presented.
Full Article in PDF (PDF, 544 KB)
Citation: von Sydow, T., Blume, H., and Noll, T. G.: Performance analysis of general purpose and digital signal processor kernels for heterogeneous systems-on-chip, Adv. Radio Sci., 1, 171-175, 2003. Bibtex EndNote Reference Manager
